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Higher power dissipation during test application caused by design techniques at the register-
transfer level (RTL) of abstraction is due to the following. Systems which comprise high num-
ber of memory elements and multi-functional execution units employ power conscious archi-
tectural decisions such as power management, where blocks are not simultaneously activated
during functional operation [3,14]. Hence, inactive blocks do not contribute to dissipation
during the functional operation. The fundamental premise for power management is that sys-
tems and their components experience nonuniform workload during the functional operation
[3]. However, such an assumption is not valid during test application due to the following rea-
son. In order to minimize test application time when the system is in the test mode, concurrent
execution of tests is required. This will result in substantially higher power dissipation dur-
ing test application when compared to functional operation. To overcome the problem of high
power dissipation during test application at RTL, numerous power-constrained test scheduling
algorithms have been proposed under BIST environment [4,5,18,25,29]. However, the pre-
vious power-constrained test scheduling algorithms are based on ﬁxed test resource allocation,
and therefore have considered only the two dimensional trade-off between test application time
and power dissipation. Further, it has been shown that test synthesis and test scheduling are
strictly interrelated [15,22] justifying that ﬁxed test resource formulation leads to inefﬁcient
exploration of the testable design space. So far, the interrelation between test synthesis and test
scheduling has considered only the two dimensional trade-off between test application time and
BIST area overhead. This two dimensional trade-off ignores the large variation in power dissi-
pation for testable designs that are equivalent from test application time and BIST area overhead
standpoint.
The aim of this paper is to examine testability trade-offs for BIST RTL data paths, and based
on exhaustive experimental data to justify the need for a three dimensional testable design space
which needs to be considered while exploring alternative solutions. The rest of the paper is
organized as follows. Section 2 overviews the BIST embedding methodology for BIST RTL
data paths and describes the complex experimental validation ﬂow used to plot a representative
part of the solution space. The information gathered using the experimental ﬂow is used to
analyze the testability trade-offs between BIST area overhead, test application time and power
dissipation, as described in the following sections. Section 3 examines the trade-off between
BIST area overhead and test application time and section 4 investigates the relation between
test application time and power dissipation. Section 5 illustrates the three dimensional testable
design space and concluding remarks are given in section 6.
2 BILBO 1 
*
 BILBO 2   R 3   LFSR 4   LFSR 5   R 6   LFSR 7   BILBO 8 
+ -
Necessary power dissipation
Useless power dissipation Note: NO clock gating 
C+ C-
Inactive resources
(a) First test session
 BILBO 1 
*
 BILBO 2   R 3   LFSR 4   LFSR 5   R 6   LFSR 7   BILBO 8 
+ -
Necessary power dissipation
Useless power dissipation Note: NO clock gating 
C+ C-
C 1 C 2
Inactive resources
(b) Second test session
Figure 4: Test register allocation to minimize BIST area overhead.
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Figure 5: Test register allocation to minimize power dissipation.
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(a) Design space
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Figure 8: Three dimensional design space.
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